

연구실 소개




반도체설계자동화연구실
(Semiconductor Design Automation Lab.)

지도교수: 박희천



■ 시스템반도체 설계 자동화 & 최적화

- VLSI (초고밀도 집적회로) & SoC (단일 칩 시스템)
- EDA (전자설계자동화), CAD (컴퓨터이용설계)



▲ System architecture

▼ VLSI EDA flow

System Specification
↓
Architectural Design

Functional Design and Logic Design
↓

Circuit Design

Physical Design

Physical Verification and Signoff

Layout Post Processing

Fabrication

Packaging and Testing

설계

생산
(공정)


“logical”

“physical”

▼ Gate-level netlist

```
n66247 );
XOR2xp5_ASAP7_75t_R U65005 ( .A(n30906), .B(n70177), .Y(n70
XNOR2xp5_ASAP7_75t_R U65006 ( .A(n31174), .B(n70945), .Y(n70
AOI22xp5_ASAP7_75t_R U65007 ( .A1(n62051), .A2(n62050), .B1(n62048), .Y(n62352) );
OAI21xp5_ASAP7_75t_R U65008 ( .A1(n67276), .A2(n67275), .B1(n67277) );
XNOR2xp5_ASAP7_75t_R U65009 ( .A(n31416), .B(n71224), .Y(n71
AOI31xp33_ASAP7_75t_R U65010 ( .A1(n67015), .A2(n67014), .B1(n67012), .Y(n67016) );
OAI22xp5_ASAP7_75t_R U65011 ( .A1(n60266), .A2(n60265), .B1(n60263) );
```

Place & Route (P&R)



▲ GDS (Graphic design system)

▼ RTL (Register-transistor level)

```
input clk, rst;
input [63:0] A, B, C, D, E, F;
input Cin;
output reg [63:0] S;
output reg Cout;

reg [63:0] S1, S2, S3, S4;
reg Cout1, Cout2, Cout3, Cout4;

always @ (posedge clk or posedge rst) begin
    if (rst) begin
        S <= 63'b0;
        S1 <= 63'b0;
```

Logic Synthesis

Standard cells



```
n66247 );
XOR2xp5_ASAP7_75t_R U65005 ( .A(n30906), .B(n70177), .Y(n70
XNOR2xp5_ASAP7_75t_R U65006 ( .A(n31174), .B(n70945), .Y(n70
AOI22xp5_ASAP7_75t_R U65007 ( .A1(n62051), .A2(n62050), .B1(n62048), .Y(n62352) );
OAI21xp5_ASAP7_75t_R U65008 ( .A1(n67276), .A2(n67275), .B1(n67277) );
XNOR2xp5_ASAP7_75t_R U65009 ( .A(n31416), .B(n71224), .Y(n71
AOI31xp33_ASAP7_75t_R U65010 ( .A1(n67015), .A2(n67014), .B1(n67012), .Y(n67016) );
OAI22xp5_ASAP7_75t_R U65011 ( .A1(n60266), .A2(n60265), .B1(n60263) );
```

▲ Gate-level netlist



◀ Wafer

- Place & Route 알고리즘 개선 및 개발
- 설계 자동화&최적화 대상: Standard cell ~ IC ~ System



Next-generation architecture



- 새로운 구조/공정 반도체 설계

Advanced design environment

Intelligent SoC/VLSI

- 설계 자동화 ↔ 인공지능

Machine learning for EDA



- ~23.2: EDA flow 및 design stage 학습
 - 23.3 ~ 23.6: EDA tool 사용
 - 23.7 ~ (?): 세부 주제 학습 및 연구
 - 수직적층 구조 → EDA for 3D/2.5D design
 - 최신 공정 & design rules → design-rule-aware
 - Memory → PIM 구조 → EDA for PIM archite
 - CPU architecture → neuromorphic → physio
 - ML → Early-stage design prediction & optim
 - ML & RL → RL-based design automation


	SYNOPSYS®	Cadence®
Synthesis	Design Compiler	Genus
Place & Route	IC Compiler	Innovus
Signoff Analysis	PrimeTime, PrimeRail, ...	Tempus, Voltus, ...

[산학 컨소시엄 참여기업 현황]

영역	주요내용
팹리스 (14)	(주)실리콘マイ터스(분당) RAONTECH(분당) SemiBrain(분당) (주)원세미콘(수원시) 넷솔(주)(수원시) (주)알파솔루션즈(분당) 어보브반도체(주)(대치동) (주)센소니아(분당) Meta C&I(도곡동) (주)씨카디언(대전) WeTheMax(기흥) (주)Alsemi(대치동) (주)LX세미콘(서초) (주)글로벌테크놀로지(화성시)
시스템응용 (6)	(주)Solum(기흥) Inter M(경기 양주) (주)성호전자(가산) JPI Healthcare (주)방배 (주)이엠이코리아(대구) (주)케이엠더블류(화성시)
소자·부품·장비 (4)	오르엘반도체(주)(안산시) Ligas Technology Inc(도곡동) (주)한국아이티에스(강남) (주)인에이블컴퓨팅(송파)

Contact

- Office: 미래관 705-2호
 - Tel: 02-910-4713
- E-mail: phc@kookmin.ac.kr
- Lab homepage: <https://sites.google.com/view/kmu-seda>



Thank you!

